Staff Engineer Design Verification

Experience and knowledge in Verification ofIPs/SoCs related to different applications. B.E./B.Tech/M.E./M.Tech in ECE or equivalent Bachelor's - 6 to 7 years of experience/ Master's - 5 to 6 years of experience Good understanding of ASIC verification concepts and techniques. Very good knowledge of Verilog/System Verilog and UVM. Should be able to develop IP/SoC test benches. Experience and knowledge in Verification ofIPs/SoCs related to different applications. Good Knowledge in Power aware verification and Gate level verification is preferable. Knowledge on Ethernet (IEEE 802.3), MIPI protocols, Display Port is preferable. We are on a journey to create the best Infineon for everyone. This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills. Leading sub tasks in IP/SoC Verification. Contributes significantly for the Verification of complex IPs/SoCs Verification Requirements creation at IP/SoC level as per the design requirements and UVM Test benches creation Support in building verification infrastructure at the IP/Chip level as per the requirements Support in different areas of SoC Verification: RTL, Power Aware and Gate Level Verification